MC100LVEP11DG

differential 1:2 fanout buffer, 6 V, 100mA, 3.0 GHz, SOP-8

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~99.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~99.00

PartNumber:: MC100LVEP11DG

Brand:: ON Semiconductor - ON | Pack: SOP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. David's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-07-19

From Other Seller

Part Number:MC100LVEP11DG
US $1.00 - 99.00
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
MJ16018

US $1.80 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The MC100LVEP11DG is a differential 1:2 fanout buffer. The MC100LVEP11DG is pin and functionally equivalent to the EP11 device. With AC performance the same as the EP11 device, the LVEP11 is ideal for applications requiring lower voltage. Single-ended CLK input operation is limited to a VCC 3.0 V in PECL mode, or VEE -3.0 V in NECL mode. The 100 Series contains temperature compensation.

Parametrics

MC100LVEP11DG absolute maximum ratings: (1)VCC PECL Mode Power Supply VEE = 0 V: 6 V; (2)VEE NECL Mode Power Supply VCC = 0 V: -6 V; (3)VI PECL Mode Input Voltage: 6V; (4)NECL Mode Input Voltage: -6V; (5)Iout Output Current Continuous Surge: 100mA; (6)TA Operating Temperature Range -40 to +85 ℃; (7)Tstg Storage Temperature Range -65 to +150 ℃.

Features

MC100LVEP11DG features: (1)240 ps Typical Propagation Delay; (2)Maximum Frequency > 3.0 GHz Typical; (3)PECL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V; (4)NECL Mode Operating Range: VCC = 0 V with VEE = −2.375 V to −3.8 V; (5)Open Input Default State; (6)Q Output Will Default LOW with Inputs Open or at VEE; (7)LVDS Input Compatible; (8)Pb−Free Packages are Available.